



(RESEARCH ARTICLE)



# Grid interface of solar PV transformer-less inverters using enhanced phase locked loop

Janardhan Gurram <sup>1, \*</sup>, NNV Surendra Babu <sup>2</sup> and GN Srinivas <sup>3</sup>

<sup>1</sup> Department of EEE, CVR College of Engineering, JNTUH, India.

<sup>2</sup> EEE Department KIOT, Wollo university, Ethiopia.

<sup>3</sup> JNT Sultanpur, JNTU Hyderabad, INDIA.

Global Journal of Engineering and Technology Advances, 2022, 11(03), 052–058

Publication history: Received on 13 May 2022; revised on 18 June 2022; accepted on 20 June 2022

Article DOI: <https://doi.org/10.30574/gjeta.2022.11.3.0095>

## Abstract

The era of Renewable Energy sources has overtaken the usage of conventional energy sources like coal, fossil fuels etc. This paper presents grid interface of single phase transformerless inverter system using enhanced phase locked loop. To connect solar PV with grid it is required to estimate phase angle, voltage amplitude and phase angle measurement of grid and the output of inverter. It is required to track exact utility voltage vector for reliable control of power to the grid. This paper compares the frequency measurement and phase angle and voltage amplitude using simple phase locked loop system along with enhanced phase locked loop so that the enhanced phase locked loop (EPLL) is proved to be giving superior performance over simple phase locked loop. The simulation of both the techniques are pursued and the results are compared.


**Keywords:** Phase angle Measurement; Enhanced Phase locked Loop; Transformerless inverter; Solar PV transformer

## 1. Introduction


The fact that the conventional sources are not adequate for the coming years so that it makes an inevitable attempt to increase the percentage of renewable energy sources to be used. In this scenario the solar PV found to be most used renewable energy sources, due to its simplified conversion technology [1]. As the renewable energy sources like solar Photo voltaic (PV) generates DC, an Inverter is required to convert into AC and to supply it to grid. The converter can be DC-DC, to maintain the DC voltage constant at the DC link capacitor of the input of the inverter. Various converters can be used at various stages of power conversion. The converter can be a DC-AC which feeds the power from solar to grid. A high frequency transformer is used in case of DC-DC converters, on DC side otherwise a low frequency transformer in case of Inverter on AC side. In either of the cases the transformer is used which will be inherent part of the converter thus occupying space, increases the cost of the system and reduces the efficiency of the system. Thus, to reduce the cost and space occupied by the system the transformerless inverters are into practice [2]. The power electronics converters are used in the conversion of renewable energy sources from dc-dc and dc-ac Solar PV inverters need either a high frequency transformer on dc side shown in Figure.1. or a low frequency transformer on ac side to provide galvanic isolation as shown in Figure2. But by avoiding transformer as shown in Figure. 3..efficiency of the conversion can be improved, and size of the inverter can also be reduced considerably. In view of this advantages, research on transformer less inverter has taken a quick pace. To integrate solar PV to single phase grid for low power applications, it is required to track phase angle, amplitude and frequency of utility voltage vector and inverter output voltage. This can be done by using phase locked loop [2]. In the grid connected inverters the output parameters like voltage amplitude, frequency and phase angle are of greater importance to inject active and reactive power to the grid. In the case if inverters are fed from solar PV it can only supply active power to the grid. To supply reactive power, it

\* Corresponding author: Janardhan Gurram  
Department of EEE, CVR College of Engineering, JNTUH, INDIA.


needs a distributed static compensator (Dstatcom) [3]. In either of the situations to inject active and reactive power to grid decoupled controls of d-axis and q axis components of currents is employed and are controlled separately [3].



**Figure 1** Grid connected inverter with low frequency Transformer




**Figure 2** Grid connected inverter with high frequency Transformer



**Figure 3** Transformerless Inverter


## 2. Phase locked Loop

Phase locked loop identifies and automatically sets phase angle of a voltage or current vector generated by an inverter with that of phase angle of grid voltage or current in grid connected system. The change in frequency of inverter which is required due to change in load can be adjusted with the help of PLL [4]. Besides various other techniques of synchronization of inverter to grid phase locked loop is simple in its implementation. The Figure.4 indicates block diagram of PLL based synchronization of transformerless inverter with grid.



**Figure 4** PLL based synchronization of transformerless inverter with grid


The basic PLL consists of Phase detector loop filter and controller along with a voltage control oscillator as shown in Figure. 5. Phase detector compares two input voltages generate an error signal that is proportional to the difference of phase angle between them. This error signal is fed to filter which will further drive voltage control Oscillator [5]. Thus, output is locked to phase at the input.




**Figure 5** Block diagram of PLL

In the literature it has been stated that three phase PLL and single phase PLL are designed with different approach. Multiple techniques of synchronization of inverter to grid are surveyed out of which inverse park based PLL is the simplest.

It needs to generate a orthogonal component in single phase system unlike in three phase system, where inherently three phase system (a-b-c) can directly be converted into two phase orthogonal stationary reference frame system using Clarks transformation ( $\alpha$ - $\beta$ ). Park transformation will convert stationary reference frame to synchronously rotating reference frame which are given by the following equations [6].



**Figure 6** Mathematical modelling of PLL



**Figure 7** Block diagram of enhanced phase locked loop

Basic phase locked loop contains PI controller or filter , voltage controlled oscillator and phase detector as shown in Figure.6 The main focus of this paper is to present a comparison of basic phase locked loop structure with that of enhance phase locked loop in terms of their performances. Enhanced phase locked loop is found be best option for single phase grid connected systems. Further the steady state and dynamic performance of enhanced PLL is analyzed.[8].

### 3. Enhanced Phase locked Loop

The EPLL overcomes the disadvantage of basic PLL i.e double frequency error. This is done by estimating the amplitude of the input voltage or current signal with an extra loop. Besides EPLL removes double frequency error, it also gives filtered version of input quantity. In other words, EPLL not only acts as PLL but also as filter and controller which helps in direct measurement of phasor.

The lower portion of Figure.7. indicates basic PLL and upper loop indicates filtered input signal. Variables u1, u2 and u3 are positive gains to control the performance of EPLL [10].  $\Phi_0$  is estimated phase angle,  $\omega_n$  is reference frequency. In addition to constant estimate of fundamental component of input signal while the amplitude, frequency and phase are varying. It can also provide 900 phase shifted signal of fundamental component. Enhanced phase locked loop is best suited for single phase system whereas other techniques of synchronization like Recursive Discrete Fourier Transform, second order generalized integrator etc. [11]. Enhanced phase locked loop is characterized by the following equations in time domain.

$$A(t) = \int e(t) \cdot \sin \varphi_0(t) \cdot u_1 \cdot dt \text{ ----- (1)}$$

$$\Delta\omega_0(t) = \int e(t) \cdot \cos \varphi_0(t) \cdot u_2 \cdot dt \text{ ----- (2)}$$

$$\varphi_0(t) = \int [e(t) \cdot \cos \varphi_0(t) \cdot u_3 + \Delta\omega_0(t) + \omega_n] \cdot dt \text{ -- (3)}$$

The error signal e(t) is the distortion of the input signal [12].

### 4. Simulink Modelling

This section shows the Matlab Simulink modeling of fundamental Phase locked loop and EPLL with changes in frequency [11]-[13]. The phase angle and frequency are shown . Figure.8. shows the Simulink model of basic PLL having a sinusoidal input with amplitude of 50 and frequency of 50Hz.

Figure.10. and Figure.11. indicates Simulink modeling of E PLL, which adds an extra loop for filtering the input signal so that fine control is possible [14]-[15].

The parameters like input amplitude, frequency, and typical values of gains u1, u2 and u3 are shown in the following Table. 1




Figure 8 Simulink block diagram of PLL




Figure 9 Mathematical PLL




Figure 10 Enhanced Phase Locked Loop




Figure 11 Mathematical equivalent of EPLL

Table 1 PLL Parameters

S. No	Fundamental PLL (Ts=5e-6)	
	Parameter	Value
1	Input voltage amplitude	230 Volts
2	Frequency	50Hz
3	Kp	400
4	Ki	2000
<b>EPLL(Ts=5e-6)</b>		
1	Input voltage amplitude	230 Volts
2	Frequency	50Hz
3	u <sub>1</sub>	200
4	u <sub>2</sub>	20000
5	u <sub>3</sub>	400

### 5. Results

The Simulink diagrams shown above indicates the operation of EPLL and fundamental PLL. The results of simulation of PLL and EPLL L are described and compared in the section 5.




Figure 12 Phase measurement






Figure 13 Frequency of basic PLL


The value of phase is shown n radians i.e. 6.28 as shown in Figure.12 The given signal frequency is found by PLL and is 50Hz as shown in Fig.13.




**Figure 14** Enhanced Phase Locked Loop Phase



**Figure 15** Enhanced Phase locked Loop Frequency



**Figure 16** Enhanced Phase locked loop Voltage



**Figure 17** Frequency in PLL and EPLL

## 6. Conclusion

The phase angle, frequency and voltage amplitude of inverter output signal that is required to feed to grid has paramount importance in view of power control to the grid. By comparing Figure.12.and Figure.13. It is evident that the change of frequency in fundamental be more i.e. (3-5)Hz compared to the enhanced PLL has negligible (0.1 to 0.3 Hz) change is observed in its frequency measurements. Figure.11 and Figure 13. Shows the phase angle is not smooth in fundamental PLL compared to Enhanced PLL. In addition to accuracy , simplicity in implementation finds enhanced phase locked loop (EPLL) more prevalent in its usage when compared with other methods like synchronizing.

## Compliance with ethical standards

### *Disclosure of conflict of interest*

Three authors are involved in however no conflicts of interest.

## References

- [1] E Akpınar, A Balıkcı, E Durbaba, BT Azizoglu. Single-phase transformerless photovoltaic inverter with suppressing resonance in improved h6, IEEE Trans. Power Electron. 2019; 34(9): 8304–8316.
- [2] NNV Surendra Babu, BG Fernandes. Cascaded two-level inverter-based multilevel STATCOM for high-power applications, IEEE Trans. Power Deliv. 2014; 29(3): 993–1001.
- [3] G Janardhan, GN Srinivas, NNV Surendra Babu. Realization of Constant Common Mode Voltage in Transformerless Photo Voltaic Inverter Topologies, 2018 International Conference on Circuits and Systems in Digital Enterprise Technology (ICCSDET), Kottayam, India. 2018; 1-5.
- [4] M Karimi-Ghartemani, MR Iravani. A method for synchronization of power electronic converters in polluted and variable-frequency environments, IEEE Trans. Power Syst. 19(3): 1263–1270.
- [5] T Köroğlu, M İnci, K Çağatay Bayındır, M Tümay. Modeling and analysis of a nonlinear adaptive filter control for interline unified power quality conditioner,” Int. Conf. Power Eng. Energy Electr. Drives, no. 2013; 603–608.
- [6] FD Freijedo, AG Yepes, Ó López, P Fernández-Comesaña, J Doval-Gandoy. An optimized implementation of phase locked loops for grid applications,” IEEE Trans. Instrum. Meas. 2011; 60(9): 3110–3119.

- [7] SM Silva, BM Lopes, BJC Filho, RP Campana, WC Boaventura. Performance evaluation of PLL algorithms for single-phase grid-connected systems," Conf. Rec. - IAS Annu. Meet. (IEEE Ind. Appl. Soc. 2004; 4: 2259–2263.
- [8] ME Ropp, S Gonzalez. Development of a MATLAB/simulink model of a single-phase grid-connected photovoltaic system, IEEE Trans. Energy Convers. 2009; 24(1): 195–202.
- [9] T Kerekes, R Teodorescu, P Rodríguez, G Vázquez, E Aldabas. A New high-efficiency single-phase transformerless PV inverter topology, IEEE Trans. Ind. Electron. 2011; 58(1): 184–191.
- [10] Y Tang, W Yao, PC Loh, F Blaabjerg. Highly Reliable Transformerless Photovoltaic Inverters with Leakage Current and Pulsating Power Elimination, IEEE Trans. Ind. Electron. 2016; 63(2): 1016–1026.
- [11] Gauan-chyun Hseih, James C. Hung "Phase Locked loop Techniques –A Survey."
- [12] G Janardhan, NNV SurendraBabu. Transformerless Photo voltaic inverter topologies for LowPower domestic applications, CVR Journal of Science and Technology. 2016; 11.
- [13] Q Guan, Y Zhang, Y Kang, JM Guerrero. Single-Phase Phase-Locked Loop Based on Derivative Elements, in IEEE Transactions on Power Electronics. June 2017; 32(6): 4411-4420.
- [14] S Golestan, JM Guerrero, JC Vasquez. Single-Phase PLLs: A Review of Recent Advances, in IEEE ransactionson Power Electronics. Dec. 2017; 32(12): 9013-9030.
- [15] KA Soni, NK Jaiswal, MA Lokhandwala. Phase Locked Loop for Single Phase Grid Synchronization, 2018 2nd International Conference on Trends in Electronics and Informatics (ICOEI), Tirunelveli. 2018; 1058-1063.
- [16] S Shinnaka. A Robust Single-Phase PLL System With Stable and Fast Tracking, in IEEE Transactions on Industry Applications. March-april 2008; 44(2): 624-633.
- [17] IP Antchev, Mihail. Pll for Single Phase Grid Connected Inverters, Int. J. Electr. Eng. Technol. 2013; 4(5): 56–77.
- [18] Y Jiang, Y Li, Y Tian, L Wang. Phase-locked loop research of grid-connected inverter based on impedance analysis, Energies. 2018; 11(11).